Dekodierungsvorrichtung, Dekodierungsverfahren und Programm

Decoding apparatus, decoding method, and program

Appareil de décodage, procédé de décodage et programme


The present invention relates to a decoding apparatus and a decoding method for realizing the decoding of LDPC codes, in which, while the circuit scale is suppressed, the operating frequency can be suppressed within a sufficiently feasible range, and control of memory access can be performed easily, and to a program therefor. A check matrix of LDPC codes is formed by a combination of a (P × P) unit matrix, a matrix in which one to several 1s of the unit matrix are substituted with 0, a matrix in which they are cyclically shifted, a matrix, which is the sum of two or more of them, and a (P × P) 0-matrix. A check node calculator 313 simultaneously performs p check node calculations. A variable node calculator 319 simultaneously performs p variable node calculation.




Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (5)

    C. HOWLAND; A. BLANKSBY: "Parallel Decoding Architectures for Low Density Parity Check Codes", SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2001
    D. J. C. MACKAY: "Good error correcting codes based on very sparse matrices", IEEE TRANS. INF. THEORY, vol. IT-45, 1999, pages 399 - 431
    E. YEO; P. PAKZAD; B. NIKOLIC; V. ANANTHARAM: "VLSI Architectures for Iterative Decoders in Magnetic-Recording Channels", IEEE TRANSACTIONS ON MAGNETICS, vol. 37, no. 2, March 2001 (2001-03-01)
    M. G. LUBY; M. MITZENMACHER; M. A. SHOKROLLAHI; D. A. SPIELMAN: "Analysis of low density codes and improved designs using irregular graphs", PROCEEDINGS OF ACM SYMPOSIUM ON THEORY OF COMPUTING, 1998, pages 249 - 258
    R. G. GALLAGER: "Low Density Parity Check Codes", 1963, MASSACHUSETTS: M. I. T. PRESS

Cited By (0)

    Publication numberPublication dateAssigneeTitle